[HYBRID] Heterogeneous Programming on FPGAs with OmpSs@FPGA
![](https://www.bsc.es/sites/default/files/public/styles/bscw2_-_simple_crop_style/public/bscw2/content/event/image/dih4cat_eu_logo_2.png?itok=U3SFQu1s&sc=38b6405f945c3d7347035f3a3401d682)
Date: 24/Mar/2023 Time: 09:00 - 17:30
The course will take place in Hybrid format and will be held in-person within the UPC premises: Department of Computer Architecture (DAC). Room C6-E101, Barcelona, Spain; and also, online via Zoom with required registration.
Target group: Intermediate/Advanced
Cost: There is no registration fee. The attendees would need to cover the expenses for travel, accommodation and meals.
Primary tabs
Agenda:
Day 1 (Friday March, 24th)
Session 1 / 9:00am – 12:00 pm (1h lectures, 2h practical, with a pair of short breaks)
09.30h – Intro and welcome
10:00h - OmpSs@FPGA Overview and Internals
10.40h - HLS highlights
11:00h - Case of Study: Step-by-Step Optimization w/ Interactive Quiz
12:00pm 2:00pm– Lunch Break
Session 2 / 2:00pm – 17:30 pm
Only for people attending on site (A5S112), as Zedboard FPGAs will be lent to attendees*
14.00h – Hands-on: Matrix multiply on Zedboard (same case as step-by-step)*
17:30h - Adjourn
END of COURSE