BSC Training Course: Heterogeneous Programming on FPGAs with OmpSs@FPGA
![](https://www.bsc.es/sites/default/files/public/styles/bscw2_-_simple_crop_style/public/bscw2/content/event/image/dih4cat_eu_logo_7.png?itok=19dDL_E4&sc=0f907f5c25da6f15f618f6ff13051727)
Date: 22/Mar/2024 Time: 09:00 - 17:30
Place:
C6-E101, UPC Campus Nord, Barcelona
Target group: Intermediate/Advanced
Cost: There is no registration fee.
Primary tabs
Day 1 (Friday March, 22nd)
Session 1 / 9:00am – 12:00 pm (1h lectures, 2h practical, with a pair of short breaks)
09.30h – Intro and welcome
10:00h - OmpSs@FPGA Overview and Internals
10.40h - HLS highlights
11:00h - Case of Study: Step-by-Step Optimization w/ Interactive Quiz
12:00pm 2:00pm– Lunch Break
Session 2 / 2:00pm – 17:30 pm
Only for people attending on site (A5S112), as Zedboard FPGAs will be lent to attendees*
14.00h – Hands-on: Matrix multiply on Zedboard (same case as step-by-step)*
17:30h - Adjourn
* Zedboard FPGAs provided to do the hands-on.
END of COURSE