Workflows and Distributed Computing

Primary tabs

Showing 211 - 240 results of 385

2010

StarSs: A Programming Model for the Multicore Era

J. Labarta
A Semantic Toolkit for Scheduling in Cloud and Grid Platforms

ERCIM News 83

A. Micsik, J. Ejarque, and R. M. Badia
Utilization Driven Power-Aware Job Scheduling

M. Etinski, J. Corbalán, J. Labarta, and M. Valero
Optimizing Job Performance Under a Given Power Constraint In HPC Centers

M. Etinski, J. Corbalán, J. Labarta, and M. Valero
BSLD Threshold Driven Power Management Policy for HPC Centers

M. Etinski, J. Corbalán, J. Labarta, and M. Valero
Enabling HMMER for the Grid with COMP Superscalar

Proceedings of the International Conference on Computational Science 2010

E. Tejedor, R. M. Badia, R. Royo, and J L. Gelpí
Monitoring and Steering Grid Applications with GRID superscalar

S. Reyes, C. Muñoz-Caro, A. Niño, R. Sirvent, and R. M. Badia
A General Model for the Generation and Scheduling of Parameter Sweep Experiments in Computational Grid Environments

J. Díaz, S. Reyes, R. M. Badia, A. Niño, and C. Muñoz-Caro
Perspectives on grid computing

P. Sloot, D. Talia, A. Reuter, O. Rienhoff, T. Ruter, K. Ullmann, U. Schwiegelshohn, R. M. Badia, M. Bubak, M. Danelutto, S. Dustdar, F. Gagliardi, A. Geiger, L. Hluchy, D. Kranzlmuller, E. Laure, T. Priol, A. Reinefeld, and M. Resch
Semantic Resource Allocation with Historical Data Based Predictions

J. Ejarque, A. Micsik, R. Sirvent, P. Pallinger, L. Kovacs, and R. M. Badia
A Multi-Agent Approach for Semantic Resource Allocation

2nd IEEE International Conference on Cloud Computing Technology and Science

J. Ejarque, R. Sirvent, and R. M. Badia
Supporting Parallel Tasks with GRID superscalar

J. Ejarque, E. Tejedor, D. Lezzi, R. Sirvent, and R. M. Badia
XtreemOS Application Execution Management: A scalable approach

R. Nou, J. Giralt, J. Corbalán, E. Tejedor, O. Fitó, J. M. Pérez, and T. Cortes
Automatic Prefetch and Modulo Scheduling Transformations for the Cell BE Architecture

N. Vujic, M. González, X. Martorell, and E. Ayguade
Decomposable and Responsive Power Models for Multicore Processors using Performance Counters

R. Bertran, M. González, X. Martorell, N. Navarro, and E. Ayguade
5th Int. Conf. on High Performance Embedded Architectures and Compilers (HiPEAC 2010)

Y. N. Patt, P. Foglia, E. Duesterwald, P. Faraboschi, and X. Martorell
Overlapping Communication and Computation by Using a Hybrid MPI/SMPSs Approach

V. Marjanovic, J. Labarta, E. Ayguade, and M. Valero
Scheduling dense linear algebra operations on multicore processors

J. Kurzak, H. Ltaief, J. Dongarra, and R. M. Badia
Scheduling Two-sided Transformations using Tile Algorithms on Multicore Architectures

H. Ltaief, J. Kurzak, J. Dongarra, and R. M. Badia
Cell BE and Bluetooth applied to Digital TV

A. G. Foina, F J. Ramírez-Fernandez, and R. M. Badia
Player Tracker - A Tool to Analyze Sport Players using RFID

A. G. Foina, F J. Ramírez-Fernandez, A. El-Deeb, and R. M. Badia
G-means Improved for Cell BE Environment

A. G. Foina, R. M. Badia, and F J. Ramírez-Fernandez
Extending OpenMP to Survive the Heterogeneous Multi-core Era

E. Ayguade, R. M. Badia, P. Bellens, D. Cabrera, A. Duran, M. González, F. Igual, D. Jiménez-González, J. Labarta, L. Martinell, X. Martorell, R. Mayo, J. M. Pérez, and HB. Ju
Optimizing the Exploitation of Multicore Processors and GPUs with OpenMP and OpenCL

R. M. Badia, R. Ferrer, J. Planas, P. Bellens, A. Duran, M. González, X. Martorell, E. Ayguade, and J. Labarta
Parallel Programming Models for Heterogeneous Multicore Architectures

R. Ferrer, P. Bellens, J. Yeom, S. Schneider, K. Koukos, M. Alvanos, V. Beltran, M. González, X. Martorell, R. M. Badia, D. S. Nikolopoulos, A. Bilas, and E. Ayguade
Handling task dependencies under strided and aliased references

J. M. Pérez, R. M. Badia, and J. Labarta
Analysis of Task Offloading for Accelerators

R. Ferrer, V. Beltran, M. González, X. Martorell, and E. Ayguade
Drug Design on the Cell BE

C. González, H. Servat, D. Cabrera, X. Aguilar, C. Pons, J. Fernández, and D. A. Jiménez
GPFPGA: entorno para la generación automática de códigos HDL portables entre FPGAs

D. A. Jiménez, R. Sánchez, C. Álvarez, J. Morillo-Pozo, D. Cabrera, X. Martorell, and E. Ayguade
Towards an Error Model for OpenMP

M. Wong, M. Klemm, A. Duran, T. Mattson, G. Haab, B. R. de Supinski, and A. Churbanov

Pages