Publications

Export results as:

Showing 5031 - 5040 results of 5680

2007

Low power instructions issue queue design for out of order processors

M. A. Ramírez
Extending C/C++ Language with Atomic Constructs

II Congreso Español de Informática (CEDI 2007)

M. Milovanovic, O. Unsal, A. Cristal, S. Stipić, F. Zyulkyarov, and M. Valero
Increasing the Performance of Haskell Software Transactional Memory

II Congreso Español de Informática (CEDI 2007)

N. Sönmez, C. Perfumo, S. Stipić, A. Cristal, O. Unsal, and M. Valero
Reducing the Activity of Instruction Renaming in Loop Structures

II Congreso Español de Informática (CEDI 2007)

A. García, O. J. Santana, E. Fernández, P. Medina, A. Cristal, and M. Valero
El Procesador Kilo-Ruanahead, una Alternativa para Reducir el Número de Registros Físicos del Procesador Kilo-Instruction

II Congreso Español de Informática (CEDI 2007)

E. Lara, A. Cristal, and M. Valero
Multi-State Processor: Arquitectura sin ROB y con recuperaciones Precisas

II Congreso Español de Informática (CEDI 2007)

I. González, M. Galluzzi, A. Cristal, and M. Valero
Memory Management for Transaction Processing Core in Heterogeneous Chip Multiprocessors

Workshop on Operating System Support for Heterogeneous Multicore Architectures

F. Zyulkyarov, O. Unsal, A. Cristal, M. Milovanovic, E. Ayguade, and M. Valero
Multithreaded software transactional memory and OpenMP

8th MEDEA Workshop Memory Performance: Dealing With Applications, Systems And Architecture (MEDEA 2007)

M. Milovanovic, R. Ferrer, V. Gajinov, O. Unsal, A. Cristal, E. Ayguade, and M. Valero
A Flexible Heterogeneous Multi-Core Architecture

The 2007 International Conference on Parallel Architectures and Compilation Techniques (PACT 2007)

M. Pericas, A. Cristal, F. Cazorla, R. González, D. Jiménez, and M. Valero
Hardware Transactional Memory with Operating System Support, HTMOS

Workshop on Highly Parallel Processing on a Chip in conjunction with Euro-Par

S. Tomić, A. Cristal, O. Unsal, and M. Valero

Pages