Publications

Export results as:

Showing 5031 - 5040 results of 5704

2008

Preliminary Analysis of the Cell BE Processor Limitations for Sequence Alignment Applications

Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS'08)

S. Isaza, F. Sánchez, G. N. Gaydadjiev, A. Ramirez, and M. Valero
A Dynamic Scheduler for Balancing HPC Applications

C. Boneti, R. Gioiosa, F. Cazorla, and M. Valero
Software-Controlled Priority Characterization of POWER5 Processor

International Symposium on Computer Architecture (ISCA)

C. Boneti, F. Cazorla, R. Gioiosa, C-Y. Cher, A. Buyuktosunoglu, and M. Valero
Balancing HPC Applications Through Smart Allocation of Resources in MT Processors

C. Boneti, F. Cazorla, R. Gioiosa, J. Corbalán, J. Labarta, and M. Valero
Vectorized AES Core for high-throughput secure environments

M. Pericas, R. Chaves, G. N. Gaydadjiev, M. Valero, and S. Vassiliadis
Virtual Private Machines: Hardware/Software Interactions in the Multicore Era

K. J. Nesbit, M. Moreto, F. Cazorla, A. Ramirez, M. Valero, and J. E. Smith
SLA-Driven Semantically-Enhanced Dynamic Resource Allocator for Virtualized Service Providers

4th IEEE International Conference on e-Science (e-Science 2008)

J. Ejarque, M. de Palol, Í. Goiri, F. Julià, J. Guitart, R. M. Badia, and J. Torres
Distributed Learning Mechanism Against Flooding Network Attacks

J L. Berral, J. Alonso, N. Poggi, R. Gavaldà, M. Parashar, and J. Torres
Self-Adaptive Utility-Based Web Session Management.

N. Poggi, T. Moreno, J L. Berral, R. Gavaldà, and J. Torres
Autonomic QoS control in enterprise Grid environments using online simulation

R. Nou, S. Kounev, and J. Torres

Pages