Miquel Moreto

- MIQUEL MORETO
- Position: HIGH PERFORMANCE DOMAIN-SPECIFIC ARCHITECTURES GROUP MANAGER
- Computer Sciences - High Performance Domain-Specific Architectures
- email: miquel [dot] moreto [at] bsc [dot] es
- Tel: +34 934137994

Primary tabs

Showing 71 - 80 results of 104

2013

Fair CPU Time Accounting in CMP+SMT Processors

ACM Trans. Archit. Code Optim.

C. Luque, M. Moreto, F. Cazorla, and M. Valero
Task Mapping in Rectangular Twisted Tori

Proceedings of the High Performance Computing Symposium

C. Camarero, E. Vallejo, C. Martinez, M. Moreto, and R. Beivide
A hardware evaluation of cache partitioning to improve utilization and energy-efficiency while preserving responsiveness

Proceedings of the 40th Annual International Symposium on Computer Architecture

H. Cook, M. Moreto, S. Bird, K. Dao, D. A. Patterson, and K. Asanović
Tessellation: refactoring the OS around explicit resource containers with continuous adaptation

Proceedings of the 50th Annual Design Automation Conference

J. A. Colmenares, G. Eads, S. Hofmeyr, S. Bird, M. Moreto, D. Chou, B. Gluzman, E. Roman, D. B. Bartolini, N. Mor, K. Asanović, and J. D. Kubiatowicz

2012

Characterizing Thread Placement in the IBM POWER7 Processor

IEEE International Symposium on Workload Characterization (IISWC-2013)

S. Manousopoulos, M. Moreto, R. Gioiosa, N. Koziris, and F. Cazorla
Optimal Task Assignment in Multithreaded Processors: A Statistical Approach

17th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-2012)

P. Radojkovic, V. Cakarevic, M. Moreto, J. Verdú, A. Pajuelo, F. Cazorla, M. Nemirovsky, and M. Valero
CPU Accounting for Multicore Processors

IEEE Transactions on Computers

C. Luque, M. Moreto, F. Cazorla, R. Gioiosa, A. Buyuktosunoglu, and M. Valero
Kernel Partitioning of Streaming Applications: A Statistical Approach to an NP-complete Problem

International Symposium on Microarchitecture (MICRO-45)

P. Radojkovic, P. Carpenter, M. Moreto, A. Ramirez, and F. Cazorla
Optimal Task Assignment in Multithreaded Processors: A Statistical Approach

Architectural Support for Programming Languages and Operating Systems (ASPLOS)

P. Radojkovic, V. Cakarevic, M. Moreto, J. Verdu, A. Pajuelo, F. Cazorla, M. Nemirovsky, and M. Valero

2011

Online Performance Prediction in Processors with DVFS Capabilities

ACACES 2011. Poster Abstracts. Advanced Computer Architecture and Compilation for Embedded Systems

Q. Liu, M. Moreto, J. Abella, and F. Cazorla

Pages