

Southampton ARM SILISTIX THALES

1

Biologically-Inspired Massively-Parallel Computation

Steve Furber The University of Manchester <u>steve.furber@manchester.ac.uk</u>











Turing Centenary













3

Computing Machinery and Intelligence

A. M. Turing

1950

1 The Imitation Game

I propose to consider the question, "Can machines think?" This should begin with definitions of the meaning of the terms "machine" and "think." The definitions might be framed so as to reflect so far as possible the normal use of the words, but this attitude is dangerous, If the meaning of the words "machine" and "think" are to be found by examining how they are commonly used it is difficult to escape the conclusion that the meaning and the answer to the question, "Can

> University Of

ICCS 6 June 2013









- 63 years of progress
- Many cores make light work
- Building brains
- The *SpiNNaker* project
- The networking challenge
- A generic neural modelling platform

University Of

Southampton ARM SILISTIX THALES

Plans & conclusions

ICCS 6 June 2013





ICCS 6 June 2013






H

University Of Sheffield. Southampton ARM SILISTIX THALES



SpiNNaker CPU (2011)









University Of Sheffield.






63 years of progress

- Baby:
 - filled a medium-sized room
 - used 3.5 kW of electrical power
 - executed 700 instructions per second
- SpiNNaker ARM968 CPU node:
 - fills ~3.5mm² of silicon (130nm)
 - uses 40 mW of electrical power
 - executes 200,000,000 instructions per second






Southampton ARM SIIISTIX THALES



Energy efficiency

- Baby:
 - 5 Joules per instruction
- SpiNNaker ARM968:
 - 0.000 000 000 2 Joules per instruction
 - 25,000,000,000 times
 - better than Baby!



(James Prescott Joule born Salford, 1818)

8

Southampton ARM SILISTIX THALES











9

Transistors per Intel chip









10

Southampton ARM SILISTIX THALES

- atomic scales
 - less predictable

UNIVERSITY OF CAMBRIDGE

University Of

less reliable

EPSRC





- 63 years of progress
- Many cores make light work
- Building brains
- The *SpiNNaker* project
- The networking challenge
- A generic neural modelling platform

University Of

Southampton ARM SILISTIX THALES

11

• Plans & conclusions

ICCS 6 June 2013




Multi-core CPUs

University Of

- High-end uniprocessors
 - diminishing returns from complexity
 - wire vs transistor delays
- Multi-core processors
 - cut-and-paste
 - *simple* way to deliver more MIPS
- Moore's Law
 - more transistors
 - more cores

... but what about the software?



12

Southampton ARM SILISTIX THALES





Back to the future

- Imagine...
 - a limitless supply of (free) processors
 - load-balancing is irrelevant
 - all that matters is:
 - the energy used to perform a computation
 - formulating the problem to avoid synchronisation

Of Southampton ARM SILISTIX THALES

- abandoning determinism
- How might such systems work?





- 63 years of progress
- Many cores make light work
- Building brains
- The SpiNNaker project
- The networking challenge
- A generic neural modelling platform

University Of

Southampton ARM SILISTIX THALES

14

Plans & conclusions

ICCS 6 June 2013



Bio-inspiration

Southampton ARM SILISTIX THALES

15

- How can massively parallel computing resources accelerate our understanding of brain function?
- How can our growing understanding of brain function point the way to more efficient parallel, fault-tolerant computation?

University Of



Building brains

- Brains demonstrate
 - massive parallelism (10¹¹ neurons)
 - massive connectivity (10¹⁵ synapses)
 - excellent power-efficiency
 - much better than today's microchips
 - low-performance components (~ 100 Hz)
 - low-speed communication (~ metres/sec)
 - adaptivity tolerant of component failure
 - autonomous learning



16

Of Southampton ARM SILISTIX THALES



Building brains

University Of


- Neurons
 - multiple inputs, single output (c.f. logic gate)
 - useful across multiple scales (10² to 10¹¹)


UNIVERSITY OF CAMBRIDGE

Brain structure

EPSR

- regularity
- e.g. 6-layer cortical 'microarchitecture'





17

Southampton ARM SILISTIX THALES




Neural Computation

- To compute we need:
 - Processing
 - Communication
 - Storage
- Processing: abstract model
 - linear sum of weighted inputs
 - ignores non-linear processes in dendrites
 - non-linear output function

UNIVERSITY OF

learn by adjusting synaptic weights

University









- Leaky integrate-and-fire model
 - inputs are a series of spikes
 - total input is a weighted sum of the spikes
 - neuron activation is the input with a "leaky" decay
 - when activation exceeds threshold, output fires
 - habituation, refractory period, …?

EPSRC

UNIVERSITY OF CAMBRIDGE

$$x_{i} = \sum_{k} \delta(t - t_{ik})$$

$$I = \sum_{i} w_{i} x_{i}$$

$$\dot{A} = -A / \tau_{A} + I$$
if $A > \mathcal{P}_{A}$ fire
$$\& set A = 0$$







 $\mathcal{V}_{_{20}}$

0

-20

-40

-60

Southampton ARM SILISTIX THALES

20

U

- Izhikevich model
 - two variables, one fast, one slow:

$$\dot{v} = 0.04v^2 + 5v + 140 - u + I$$
$$\dot{u} = a \cdot (bv - u)$$

- neuron fires when
 - *V* > 30; then:

$$v = c$$
$$u = u + d$$

EPSRO

- a, b, c & d select behaviour

UNIVERSITY OF CAMBRIDGE

(<u>www.izhikevich.com</u>)

University Of Sheffield.






Communication

- Spikes
 - biological neurons communicate principally via 'spike' events

University

- asynchronous
- information is only:
 - which neuron fires, and
 - when it fires
- 'Address Event' Representation (AER)



Southampton ARM SILISTIX THALES





- Synaptic weights
 - stable over long periods of time
 - with diverse decay properties?
 - adaptive, with diverse rules
 - Hebbian, anti-Hebbian, LTP, LTD, ...
- Axon 'delay lines'
- Neuron dynamics
 - multiple time constants
- Dynamic network states



Southampton ARM SILISTIX THALES





- 63 years of progress
- Many cores make light work
- Building brains
- The *SpiNNaker* project
- The networking challenge
- A generic neural modelling platform

University Of

Southampton ARM SILISTIX THALES

23

Plans & conclusions

ICCS 6 June 2013




SpiNNaker project

- A million mobile phone processors in one computer
- Able to model about 1% of the human brain...
- ...or 10 mice!



EPSRO



Southampton ARM SILISTIX THALES

24





University




Design principles

Of Southampton ARM SILISTIX THALES

- Virtualised topology
 - physical and logical connectivity are decoupled
- Bounded asynchrony
 - time models itself
- Energy frugality
 - processors are free
 - the real cost of computation is energy



SpiNNaker system



ICCS 6 June 2013






Southampton ARM SILISTIX THALES 26



I nspired Massively Parallel Architectures

SpiNNaker node



ICCS 6 June 2013








Southampton ARM SILISTIX THALES



SpiNNaker chip



ICCS 6 June 2013







Southampton ARM SILISTIX THALES





- 63 years of progress
- Many cores make light work
- Building brains
- The *SpiNNaker* project
- The networking challenge
- A generic neural modelling platform

University Of Southampton ARM SILISTIX THALES

29

Plans & conclusions

ICCS 6 June 2013



- Emulate the very high connectivity of real neurons
- A spike generated by a neuron firing must be conveyed efficiently to >1,000 inputs
- On-chip and inter-chip spike communication should use the same delivery mechanism

University Of Southampton ARM SILISTIX THALES





Network – packets

- Four packet types
 - MC (multicast): source routed; carry events (spikes)
 - P2P (point-to-point): used for bootstrap, debug, monitoring, etc
 - NN (nearest neighbour): build address map, flood-fill code
 - FR (fixed route): carry 64-bit debug data to host
- Timestamp mechanism removes errant packets
 - which could otherwise circulate forever

	Hea	der (8	8 bi	ts)		Event ID (32 bits)
Т	ER	TS	0	-	Ρ	

	Hea	der (8	bit	s)		Address (1	6+16 bits)	Payload (32 bits)
Т	SQ	TS	1	-	Ρ	Dest	Srce	

University Of








Network – MC Router

- All MC spike event packets are sent to a router
- Ternary CAM keeps router size manageable at 1024 entries (but careful network mapping also essential)
- CAM 'hit' yields a set of destinations for this spike event
 - automatic multicasting
- CAM 'miss' routes event to a 'default' output link







- 63 years of progress
- Many cores make light work
- Building brains
- The *SpiNNaker* project
- The networking challenge
- A generic neural modelling platform


University

Plans & conclusions





Topology mapping




The University Of Sheffield.

EPSRC









ICCS 6 June 2013

SpiNNaker

Biologically Inspired Massively Parallel Architectures




MANCHESTER



Southampton ARM SILISTIX THALES



Bisection performance



EPSRC


UNIVERSITY OF CAMBRIDGE

• 1,024 links

in each direction

University

- ~10 billion packets/s
- 10Hz mean firing rate
- 250 Gbps bisection bandwidth



SpiNNaker CMP


Southampton ARM SIIISTIX THALES

36

Host System









ICCS 6 June 2013



PyNN design flow





Southampton ARM SILISTIX THALES

38

ICCS 6 June 2013





University Of


Sheffield



PyNN integration

• LIF

Parallel Architectures



5

0

(b)

1 2 3

• Izhikevich

-70

-90

(a)

EPSRC

0

100

50

UNIVERSITY OF CAMBRIDGE

250

ESTER

Time (ms)

200

200

50

350

The University Of Sheffield.

00

50

ICCS 6 June 2013

Southampton ARM SILISTIX THALES 39

Input Current (nA/nF)

5 6 7

8 9 10 11 12 13 14 15



PyNN integration

The University Of


EH o

 Vogels-Abbott
 benchmark
 – 500 LIF

neurons

EPSRC

UNIVERSITY OF CAMBRIDGE







SpiNNaker vision












Southampton ARM SILISTIX THALES



48-node PCB



ICCS 6 June 2013










SpiNNaker platforms











Southampton ARM SIIISTIX THALES





- 63 years of progress
- Many cores make light work
- Building brains
- The *SpiNNaker* project
- The networking challenge
- A generic neural modelling platform


University

Southampton ARM SILISTIX THALES

44

Plans & conclusions

ICCS 6 June 2013



106 machine: 1M cores, 10 cabinets, 90kW

Southampton ARM SILISTIX THALES

45

ICCS 6 June 2013










Conclusions

University

- Brains represent a significant computational challenge
 - now coming within range?
- *SpiNNaker* is driven by the brain modelling objective
 - virtualised topology, bounded asynchrony, energy frugality
- The major architectural innovation is the multicast communications infrastructure
- We have working hardware
 - 48-node 864-ARM PCBs now
 - first multi-PCB systems now working



46

Southampton ARM SILISTIX THALES





SpiNNaker team



Manchester

Southampton









