Publications

Export results as:

Showing 5091 - 5100 results of 5766

2008

On-Chip memories, the OS perspective

5th HiPEAC Industrial Workshop

C. Villavieja, I. Gelado, A. Ramirez, and N. Navarro
Drug Design Issues on the Cell BE

H. Servat, X. Aguilar, C. González, D. Cabrera, and D. A. Jiménez
Analysis of Video Filtering on the Cell Processor

2008 IEEE International Symposium on Circuits and Systems (ISCAS'08)

A. Azevedo, C. Meenderinck, B. Juurlink, M. Álvarez, and A. Ramirez
Parallel Scalability of H.264

1st Workshop on Programmability Issues for Multi-Core Computers (MULTIPROG)

C. Meenderinck, A. Azevedo, M. Álvarez, B. Juurlink, and A. Ramirez
Memory Management on Chip-MultiProcessors with on-chip Memories

Workshop on the Interaction between Operating Systems and Computer Architecture (WIOSCA'08)

I. Gelado, A. Ramirez, N. Navarro, and C. Villavieja
Preliminary Analysis of the Cell BE Processor Limitations for Sequence Alignment Applications

Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS'08)

S. Isaza, F. Sánchez, G. N. Gaydadjiev, A. Ramirez, and M. Valero
Vectorized AES Core for high-throughput secure environments

M. Pericas, R. Chaves, G. N. Gaydadjiev, M. Valero, and S. Vassiliadis
Virtual Private Machines: Hardware/Software Interactions in the Multicore Era

K. J. Nesbit, M. Moreto, F. Cazorla, A. Ramirez, M. Valero, and J. E. Smith
SLA-Driven Semantically-Enhanced Dynamic Resource Allocator for Virtualized Service Providers

4th IEEE International Conference on e-Science (e-Science 2008)

J. Ejarque, M. de Palol, Í. Goiri, F. Julià, J. Guitart, R. M. Badia, and J. Torres
Distributed Learning Mechanism Against Flooding Network Attacks

J L. Berral, J. Alonso, N. Poggi, R. Gavaldà, M. Parashar, and J. Torres

Pages