

Tolerating branch predictor latency on SMT

Authors: [Falcón, Ayose](#) / [Santana, Oliverio](#) / [Ramirez, Alex](#) / [Valero, Mateo](#)

Publication: 5th International Symposium on High Performance Computing (ISHPC-V)

Place Published: Tokio (Japan)

Pagination: 86-98

Barcelona Supercomputing Center - Centro Nacional de Supercomputación

Source URL (retrieved on 15 Dic 2024 - 16:43): <https://www.bsc.es/es/research-and-development/publications/tolerating-branch-predictor-latency-smt>