

## [Silicon-aware Distributed Switch Architecture for On-chip Networks](#)

**URL:** <http://dx.doi.org/10.1016/j.sysarc.2013.03.008>

**Authors:** [Roca, Antoni](#) / [Hernández, Carles](#) / [Flich, José](#) / [Silla, Federico](#) / [Duato, José](#)

**Publication:** J. Syst. Archit.

**Place Published:** New York, NY, USA

**Volume / Number / Pagination:** 59 / 7 / 505?515

**Palabras clave:** [Link power consumption](#), [Networ-on-Chip](#), [Switch design](#)

Barcelona Supercomputing Center - Centro Nacional de Supercomputación

---

**Source URL (retrieved on 18 Jul 2024 - 17:30):** <https://www.bsc.es/es/research-and-development/publications/silicon-aware-distributed-switch-architecture-chip-networks>