

## [Random Modulo: a New Processor Cache Design for Real-Time Critical Systems](#)

**Authors:** [Hernández, Carles](#) / [Abella, Jaume](#) / [Gianarro, Andrea](#) / [Andersson, Jan](#) / [Cazorla, Francisco](#)

**Publication:** 53rd Design Automation Conference (DAC)

Barcelona Supercomputing Center - Centro Nacional de Supercomputación

---

**Source URL (retrieved on 15 Jul 2024 - 08:21):** <https://www.bsc.es/es/research-and-development/publications/random-modulo-new-processor-cache-design-real-time-critical>