

## [Improving Memory Latency Aware Fetch Policies for SMT Processors](#)

**URL:** [http://personals.ac.upc.edu/fcazorla/articles/fcazorla\\_ishpc2003.pdf](http://personals.ac.upc.edu/fcazorla/articles/fcazorla_ishpc2003.pdf)

**Authors:** [Cazorla, Francisco](#) / [Fernández, Enrique](#) / [Ramirez, Alex](#) / [Valero, Mateo](#)

**Publication:** 5th International Symposium on High Performance Computing (ISHPC-V)

**Place Published:** Tokyo, Japan

**Pagination:** 70-85

Barcelona Supercomputing Center - Centro Nacional de Supercomputación

---

**Source URL (retrieved on 16 Dic 2024 - 04:46):** <https://www.bsc.es/es/research-and-development/publications/improving-memory-latency-aware-fetch-policies-smt-processors>