

[A Hybrid DRAM/SRAM Design for Fast Packet Buffers](#)

Authors: [García,](#) / [March,](#) / [Cerdá, Ll.](#) / [Corbal,](#) / [Valero, Mateo](#)

Barcelona Supercomputing Center - Centro Nacional de Supercomputación

Source URL (retrieved on 9 Jul 2024 - 02:25): <https://www.bsc.es/es/research-and-development/publications/hybrid-dramsram-design-fast-packet-buffers>