

[Inicio](#) > A hardware evaluation of cache partitioning to improve utilization and energy-efficiency while preserving responsiveness

[A hardware evaluation of cache partitioning to improve utilization and energy-efficiency while preserving responsiveness](#)

URL: <http://doi.acm.org/10.1145/2485922.2485949>

Authors: [Cook, Henry](#) / [Moreto, Miquel](#) / [Bird, Sarah](#) / [Dao, Khanh](#) / [Patterson, David](#) / [Asanovi?, Krste](#)

Publication: Proceedings of the 40th Annual International Symposium on Computer Architecture

Place Published: New York, NY, USA

Pagination: 308?319

Barcelona Supercomputing Center - Centro Nacional de Supercomputación

Source URL (retrieved on 18 Jul 2024 - 17:21): <https://www.bsc.es/es/research-and-development/publications/hardware-evaluation-cache-partitioning-improve-utilization-and>