

[A DRAM/SRAM Memory Scheme for Fast Packet Buffers](#)

Authors: [Vidal](#), / [March](#), / [Cerdá, Ll.](#) / [Corbal](#), / [Valero, Mateo](#)

Barcelona Supercomputing Center - Centro Nacional de Supercomputación

Source URL (retrieved on 17 Sep 2024 - 19:18): <https://www.bsc.es/es/research-and-development/publications/dram-sram-memory-scheme-fast-packet-buffers>