

## [Design and Integration of Hierarchical-Placement Multi-level Caches for Real-Time Systems](#)

**URL:** <https://ieeexplore.ieee.org/abstract/document/8342052>

**UPCommons Handle URL** <https://upcommons.upc.edu/handle/2117/117009>

**Authors:** [Benedicte, Pedro](#) / [Hernández, Carles](#) / [Abella, Jaume](#) / [Cazorla, Francisco](#)

**Publication:** 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)

**Place Published:** IEEE

**Palabras clave:** [Aerospace electronics](#), [Automotive engineering](#), [Layout](#), [Real-time systems](#), [Software](#), [Task analysis](#), [Timing](#)

Barcelona Supercomputing Center - Centro Nacional de Supercomputación

---

**Source URL (retrieved on 15 Jul 2024 - 04:33):** <https://www.bsc.es/es/research-and-development/publications/design-and-integration-hierarchical-placement-multi-level>