

[Analysis of a high performance DRAM/SRAM memory scheme for fast packet buffers](#)

Authors: [March,](#) / [García,](#) / [Cerdá, Ll.](#) / [Valero, Mateo](#)

Barcelona Supercomputing Center - Centro Nacional de Supercomputación

Source URL (retrieved on 8 Sep 2024 - 02:46): <https://www.bsc.es/es/research-and-development/publications/analysis-high-performance-dramsram-memory-scheme-fast-packet>