

Inicio > RADLER: RISC-V Autonomous Driving LEvel four Hw/SW co-design

RADLER: RISC-V Autonomous Driving LEvel four Hw/SW codesign

Description

This three (3) year research project is for the development of a high performance, open source RISC-Vbased hardware and software platform for Level 4 autonomous driving. The research will be performed gradually, with the first year focusing on the implementation of a functional, hardware demonstrator of the platform on an FPGA, as well as its baseline software stack. In the second year the best configuration of the hardware platform will be found, the software stack will be optimized and an autonomous driving use case will be showcased. In the 3rd year, the tape out of the designed autonomous driving architecture will be performed.

Barcelona Supercomputing Center - Centro Nacional de Supercomputación

Source URL (retrieved on 14 Jul 2024 - 15:10): <u>https://www.bsc.es/es/research-and-</u>development/projects/radler-risc-v-autonomous-driving-level-four-hwsw-co-design