

## [Sharing the Instruction Cache Among Multiple Cores for HPC Applications](#)

**Authors:** [Milic, Ugljesa](#) / [Rico, Alejandro](#) / [Ramirez, Alex](#)

**Publication:** Advanced Computer Architecture and Compilation for High-Performance and Embedded Systems

**Place Published:** Fiuggi, Italy

**Pagination:** 69?72

Barcelona Supercomputing Center - Centro Nacional de Supercomputación

---

**Source URL (retrieved on 13 Dic 2024 - 23:44):** <https://www.bsc.es/es/node/40867>