

RISC-V Summit Europe

Objectives

The RISC-V Summit Europe will be the premier event that connects the European movers and shakers - from industry, government, research, academia and ecosystem support - that are building the future of innovation on RISC-V.

RISC-V, the open standard instruction set architecture (ISA), is enabling a range of new applications and research that will define the future of computing in Europe. The region has been central to RISC-V's success, with one-third of RISC-V's global community based in Europe.

The event comprises a single track of keynotes, invited and selected talks, alongside an exhibition showcasing the latest developments across industry and research. The exhibition features stands from member companies, a demo theatre for further talks, and poster sessions. Special focus will be paid to critical European markets such as automotive, high performance compute and data center, aerospace, embedded, AI/ML, security and more.

| Monday 5th | Tuesday 6th - Thursday 8th | Friday 9th |
|-----------------------------------|---|------------|
| Technical Working Groups Meetings | Keynotes, panels, presentations Posters sessions Industrial & Scientific exhibition | Workshops |

- Call for submissions: <https://riscv-europe.org/cfp.html>
- Further information here: <https://riscv-europe.org/>

The Summit

The RISC-V Summit Europe in Barcelona is a merger of three European events, joined by [RISC-V International](#):

- Red-RISC-V in Spain: <http://red-riscv.org>
- RISC-V Week in France: <https://open-src-soc.org>
- Workshop on RISC-V activities in Germany: <https://www.edacentrum.de/en/risc-v>

The Program Committee

- Jan Andersson (Frontgrade Gaisler)

- Holger Blasum (Sysgo)
- Alex Bradbury (Igalia)
- Ramon Canal (UPC)
- Denis Dutoit (CEA)
- Angelo Garofalo (ETH Zürich)
- Benedikt Gierlichs (KU Leuven)
- Frederic Heitzmann (Tiempo Secure)
- John Hengeveld (Intel)
- Eyck Jentsch (MINRES)
- Nick Kossifidis (FORTH)
- Marie-Minerve Louerat (LIP6)
- Andreas Mauderer (Bosch)
- Daniel Müller-Gritschneider (TU Munich), PC Co-Chair
- Jérôme Quévremont (Thales)
- Rihards Novickis (EDI, Latvia)
- Katzalin Olcoz Herrero (UCM)
- Borja Pérez Pavon (Univ. de Cantabria), Submission Chair
- Olivier Savry (CEA)
- Davide Schiavone (OpenHW Group)
- Georg Sigl (TUM), PC Co-Chair
- Jonathan Woodruff (Cambridge Univ.)

The Steering Committee

- Narcís Avellana (NVision)
- Teresa Cervero (BSC)
- Romain Dolbeau (SiPearl)
- Wolfgang Ecker (Infineon)
- Roger Espasa (Semidynamics)
- Christian Fabre (CEA), General Chair
- Frank K. Gürkaynak (ETH Zürich)
- Daniel Müller-Gritschneider (TU Munich)
- Borja Pérez Pavon (Univ. de Cantabria)
- Jérôme Quévremont (Thales R&T)
- Olivier Sentieys (INRIA)
- Philipp Tomsich (VRULL)
- Stefan Wallentowitz (Hochschule München Univ. of Applied Sciences)

The Core Team

- Paula Bernad (BCO)
- Teresa Cervero (BSC), Local Chair
- Romain Dolbeau (SiPearl)
- Christian Fabre (CEA), Co-General Chair
- Frank K. Gürkaynak (ETH Zürich)
- Andy Moore (RISC-V International)
- Daniel Müller-Gritschneider (TU Munich), PC Co-Chair
- Borja Pérez Pavon (Univ. de Cantabria), Submission Chair
- Jérôme Quévremont (Thales R&T)
- Calista Redmond (RISC-V International), Co-General Chair
- Iara Ruibal (BCO)
- Mirtcho Savov (BCO)

- Olivier Sentieys (INRIA)
- Tiffany Sparks (RISC-V International)
- Philipp Tomsich (VRULL)
- Stefan Wallentowitz (Hochschule München Univ. of Applied Sciences)

Local Organization

The event is organized by RISC-V International, BSC and BCO.

Barcelona Supercomputing Center - Centro Nacional de Supercomputación

Source URL (retrieved on 6 Oct 2024 - 08:34): <https://www.bsc.es/es/news/events/risc-v-summit-europe>