Published on BSC-CNS (https://www.bsc.es)

Inicio > A Fully Parameterizable Low Power Design of Vector Fused Multiply-Add Using Active Clock-Gating Techniques

A Fully Parameterizable Low Power Design of Vector Fused Multiply-Add Using Active Clock-Gating Techniques

URL:  http://dl.acm.org/citation.cfm?id=2934587

UPCommons Handle URL http://upcommons.upc.edu/handle/2117/93030

Authors: Ratković, Ivan / Palomar, Oscar / Stanic, Milan / Unsal, Osman / Cristal, Adrián / Valero, Mateo

Publication: ISLPED '16 Proceedings of the 2016 International Symposium on Low Power Electronics and Design

Place Published: New York, USA

Pagination: 362-367

Barcelona Supercomputing Center - Centro Nacional de Supercomputación
Source URL (retrieved on 22 Dic 2024 - 06:55): https://www.bsc.es/es/research-and-development/publications/fully-parameterizable-low-power-design-vector-fused-multiply