

## [Towards the Loop Processor Architecture](#)

**Authors:** [García, Alejandro](#) / [Medina, Pedro](#) / [Fernández, Enrique](#) / [Santana, Oliverio](#) / [Cristal, Adrián](#) / [Valero, Mateo](#)

**Publication:** XVI Jornadas de Paralelismo

**Place Published:** Granada, Spain

Barcelona Supercomputing Center - Centro Nacional de Supercomputación

---

**Source URL (retrieved on 16 jul 2024 - 01:30):** <https://www.bsc.es/ca/research-and-development/publications/towards-the-loop-processor-architecture>