

RVC: A Mechanism for Time-Analyzable Real-Time Processors with Faulty Caches

URL: <http://www.hipeac.net/conference>

Authors: [Abella, Jaume](#) / [Quinones, Eduardo](#) / [Cazorla, Francisco](#) / [Sazeides, Yanos](#) / [Valero, Mateo](#)

Barcelona Supercomputing Center - Centro Nacional de Supercomputación

Source URL (retrieved on 25 nov 2024 - 18:19): <https://www.bsc.es/ca/research-and-development/publications/rvc-mechanism-time-analyzable-real-time-processors-faulty>