

Inici > Reducing Simulation Time

## **Reducing Simulation Time**

Authors: Moreto, Miquel / Ramirez, Alex / Valero, Mateo

Publication: 2006 Advanced Computer Architecture and Compilation for Embedded Systems (ACACES-

06)

Barcelona Supercomputing Center - Centro Nacional de Supercomputación

**Source URL** (**retrieved on** *18 oct 2024 - 09:00*): <a href="https://www.bsc.es/ca/research-and-development/publications/reducing-simulation-time">https://www.bsc.es/ca/research-and-development/publications/reducing-simulation-time</a>