

Inici > Reducing Simulation Time

Reducing Simulation Time

Authors: Moreto, Miquel / Ramirez, Alex / Valero, Mateo

Publication: 2006 Advanced Computer Architecture and Compilation for Embedded Systems (ACACES-06)

Barcelona Supercomputing Center - Centro Nacional de Supercomputación

Source URL (retrieved on *4 abr 2025 - 17:53*): <u>https://www.bsc.es/ca/research-and-</u>development/publications/reducing-simulation-time