

## [A latency conscious SMT branch predictor architecture](#)

**Authors:** [Falcón, Ayose](#) / [Santana, Oliverio](#) / [Ramirez, Alex](#) / [Valero, Mateo](#)

**Publication:** International Journal of High Performance Computing and Networking (IJHPCN)

**Volume / Pagination:** 2 / 11-21

Barcelona Supercomputing Center - Centro Nacional de Supercomputación

---

**Source URL (retrieved on 12 set 2024 - 22:22):** <https://www.bsc.es/ca/research-and-development/publications/latency-conscious-smt-branch-predictor-architecture>