

Instruction Fetch Architectures and Code Layout Optimizations

Authors: [Ramirez, Alex](#) / [Larriba-Pey, Josep](#) / [Valero, Mateo](#)

Publication: Proceedings of the IEEE

Volume / Pagination: 89 / 1588-1609

Barcelona Supercomputing Center - Centro Nacional de Supercomputación

Source URL (retrieved on 28 set 2024 - 09:16): <https://www.bsc.es/ca/research-and-development/publications/instruction-fetch-architectures-and-code-layout-optimizations>