

[Inici](#) > A Fully Parameterizable Low Power Design of Vector Fused Multiply-Add Using Active Clock-Gating Techniques

---

## [A Fully Parameterizable Low Power Design of Vector Fused Multiply-Add Using Active Clock-Gating Techniques](#)

**URL:** <http://dl.acm.org/citation.cfm?id=2934587>

**UPCommons Handle URL** <http://upcommons.upc.edu/handle/2117/93030>

**Authors:** [Ratkovi?, Ivan](#) / [Palomar, Oscar](#) / [Stanic, Milan](#) / [Unsal, Osman](#) / [Cristal, Adrián](#) / [Valero, Mateo](#)

**Publication:** ISLPED '16 Proceedings of the 2016 International Symposium on Low Power Electronics and Design

**Place Published:** New York, USA

**Pagination:** 362-367

Barcelona Supercomputing Center - Centro Nacional de Supercomputación

---

**Source URL (retrieved on 2 abr 2025 - 11:33):** <https://www.bsc.es/ca/research-and-development/publications/fully-parameterizable-low-power-design-vector-fused-multiply>