

[A DRAM/SRAM Memory Scheme for Fast Packet Buffers](#)

Authors: [Vidal,](#) / [March,](#) / [Cerdá, Ll.](#) / [Corbal,](#) / [Valero, Mateo](#)

Barcelona Supercomputing Center - Centro Nacional de Supercomputación

Source URL (retrieved on 6 set 2024 - 21:37): <https://www.bsc.es/ca/research-and-development/publications/dram-sram-memory-scheme-fast-packet-buffers>