

Inici > Analysis of a high performance DRAM/SRAM memory scheme for fast packet buffers

Analysis of a high performance DRAM/SRAM memory scheme for fast packet buffers

Authors: March, / García, / Cerdá, Ll. / Valero, Mateo

Barcelona Supercomputing Center - Centro Nacional de Supercomputación

Source URL (retrieved on *17 ago 2024 - 08:07*): https://www.bsc.es/ca/research-and-development/publications/analysis-high-performance-dramsram-memory-scheme-fast-packet