

<u>Inici</u> > Acceleration with long vector architectures: Implementation and evaluation of the FFT kernel on NEC SX?Aurora and RISC?V vector extension

Acceleration with long vector architectures: Implementation and evaluation of the FFT kernel on NEC SX?Aurora and RISC?V vector extension

URL: https://onlinelibrary.wiley.com/doi/10.1002/cpe.7424

Authors: Vizcaino, Pablo / Mantovani, Filippo / Ferrer, Roger / Labarta, Jesus

Research Lines: Mobile and embedded-based HPC

Publication: Concurrency and Computation: Practice and Experience

Volume: 2

Barcelona Supercomputing Center - Centro Nacional de Supercomputación

Source URL (retrieved on *10 Mar 2025 - 08:04*): <a href="https://www.bsc.es/ca/research-and-development/publications/acceleration-long-vector-architectures-implementation-and-development/publications/acceleration-long-vector-architectures-implementation-and-development/publications/acceleration-long-vector-architectures-implementation-and-development/publications/acceleration-long-vector-architectures-implementation-and-development/publications/acceleration-long-vector-architectures-implementation-and-development/publications/acceleration-long-vector-architectures-implementation-and-development/publications/acceleration-long-vector-architectures-implementation-and-development/publications/acceleration-long-vector-architectures-implementation-and-development/publications/acceleration-long-vector-architectures-implementation-and-development/publications/acceleration-long-vector-architectures-implementation-and-development/publications/acceleration-long-vector-architectures-implementation-and-development/publications/acceleration-a